Di-Series Digital Test Instruments

Versatile C-size VXI Instrument for Defense and Aerospace Applications

Teradyne's Di-Series Digital Test Instruments (DTI) pack the industry's most powerful combination of performance, density, flexibility, usability, and reliability into a highly integrated, standards-based solution. The Di-Series DTI increases usability, functionality and commonality while reducing the total number of instruments needed by a test system. As a result, using Di-Series instruments decreases a test systems footprint, programming, support, and cost-of-ownership. As part of Teradyne's Core System Instrumentation (CSi) portfolio, the flexibility and performance of Di-Series instruments meet the essential requirements common to Defense and Aerospace automatic test equipment (ATE). In addition, Di-Series instruments provide the key features needed to test all levels of integration from the board level (SRA/SRU) to box level (WRA/LRU).



The Digital Test Heritage

The Di-Series instruments build upon Teradyne's digital test success first established by the L-Series functional testers and the M9-Series DTIs. Like the M9-Series, the Di-Series instruments use VXI-compliant hardware and software for easy integration with other instruments in standard C-Size VXI-based test systems. Backward compatibility preserves prior hardware and software test investments.

Field Proven Success

Many of the world's leading defense and aerospace factories, depots, and intermediate-level test facilities rely on Teradyne's DTI. Our instruments are used in a wide range of applications, including the U.S. Department of Defense (DoD) Standard automatic test system (ATS) Families including U.S. Marine Corps VIPER/T (TETS), U.S. Army IFTE, Navy CASS, and RTCASS testers. Teradyne's digital instruments also form the core of the Air Force VDATS and Teradyne Spectrum 9100 avionics testers associated with key fighter, bomber, cargo, and missile programs. The CSi family, including the Di-Series, is a key element of the Agile Rapid Global Combat Support

(ARGCS) Advanced Concept Technology Demonstration whose success is helping to modernize future DoD ATS families.

Commitment to Technology

Defense and aerospace test engineers face an array of difficult test challenges that include:

- Upgrading or replacing aging test systems and maintaining compatibility with legacy equipment
- Building equipment to test multiple stages of assembly
- Preparing for next-generation platforms
- Managing the entire test development process despite ever-increasing complexity

The Di-Series DTI includes the following features and benefits that address these issues.

1. Proven Teradyne Compatibility

The digital sections of an L-Series or CASS test program set (TPS) can be translated to operate with Di-Series instruments using Teradyne's proven TPS Converter Studio™ software. The converter

Key Features

- Proven Teradyne Compatibility maintains test program set (TPS) investment with previous generations of Teradyne digital instrumentation and systems
- LRU/WRA-Centric Flexibility addresses diverse requirements; units under test (UUTs) from boards to boxes, old and new designs, legacy instrument replacement
- Unmatched Performance addresses the latest technology and provides the best quality of test
- Breakthrough Usability provided by flexible hardware and innovative development and debugging software
- Reliability, Survivability and Supportability that keeps systems running based on decades of Defense and Aerospace experience

Capabilities

- 64 single-ended 50 MHz channels
- Per-channel programming of levels & timing
- 256K flexible pattern memory per channel
- 8M Deep Serial Memory per channel
- Handshake engine for asynchronous busses
- iStudio graphical development & debug tool

generates C-language code that controls the Di-Series instruments through the Teradyne copyrighted CShell[™] Applications Programming Interface featuring function calls similar to L-Series language statements. The Di-Series instruments feature perchannel levels and timing control to allow easy and conflict-free mapping from L-Series to Di-Series. Programs previously written for the M9-Series DTI will run directly on Di-Series instruments. Programs that used the CShell API with the M9-Series instruments may now control the Di-Series without code changes. Programs that directly called the M9-Series VXIplug&play driver can also use the Di-Series instruments. By replacing the M9-Series driver at run time, the Di-Series software provides full binary compatibility, allowing the typical M9-Series TPS to run without recompilatinor linking. In addition, the Di-Series iStudio software can convert M9-Series tests into native Di-Series code so the TPS developer can take full advantage of new Di-Series functionality.

2. WRA/LRU-Centric Flexibility

Boxes (WRA/LRU) require numerous busoriented tests that involve asynchronous transfers. The Di-Series instruments feature a new Handshake Engine that simplifies asynchronous data transfer based on the UUT response. The Handshake Engine is simple to program, eliminates complex multi-pattern homing loops that determine when the UUT is ready, and reduces latency. Other instruments generally lack the ability to easily and quickly interact with a UUT. The Di-Series overcomes this limitation and addresses the requirements of all levels of assembly from board to box. This flexibility improves the quality of test and reduces programming costs. Most boxes have multiple I/O ports that operate concurrently, with no discernable common timing. Until now, TPS developers either had the difficult task of sharing a single instrument across the ports, or were forced to equip systems with multiple, expensive digital instruments. A unique feature of the Di-Series is its programmable partitioning that provides multiple, independent virtual instruments that operate concurrently, but totally asynchronously from one another. Each virtual instrument can address one port and improve operational test quality while reducing the development effort.

Newer UUT designs require increasingly larger quantities of test data. The Di-Series Deep Serial Memory can efficiently address the problems associated with loading, unloading, and testing large blocks of test data, testing memory, or configuring a box. Each Di-Series channel has 8 M locations of sequentially addressable data memory to complement the 256K of dynamic pattern memory that manages the repetitive control operations. Since the Deep Serial Memory is behind every channel, bus widths can range from narrow serial to wide parallel buses.

The Di-Series recognizes that the signal transmission path between the tester and UUT can be demanding. For instance, the same channel that supports the small voltage swings associated with Low-Voltage Differential Signaling (LVDS) on one TPS can support 30 V swings associated with legacy I/O requirements of another TPS. LVDS features programmable edge speeds: slow edges to avoid overshoot, undershoot, and ringing in uncontrolled situations; or fast edges for high accuracy and performance in a controlled environment. With independent, per-channel programming of edge speeds, the Di-Series can greatly simplify TPS debugging, optimize TPS quality, and improve repeatability.

3. Unmatched Performance

Emerging designs increasingly use differential pairs to permit higher speed I/O despite several feet of cabling. The latest designs use LVDS and legacy designs often contained in earlier forms of differential logic that present significant test challenges. The Di-Series channels can be paired to accommodate differential signals that avoid specialized test instruments or additional circuitry in the test adapter.

Teradyne's Di-Series instruments can simultaneously test the differential logic state and the common mode offset that the pair shares with optimal edge speeds and line termination. Combining LVDS and 50 MHz capability provides a practical means to provide high-performance signals in a realworld test environment.

The Di-Series employs QuadDetect[™] to more comprehensively test digital logic states. Other vendor instruments typically use dual-threshold detectors: one to ensure a minimum logic "1" and another to ensure a maximum logic "O." QuadDetect uses four detectors to band the lower and upper limits of each logic state to improve the quality of test and decrease the No-Fault Found escape rate.

4. Breakthrough Usability

The Di-Series hardware was designed to maximize usability by eliminating shared resources. Now, instead of programming the drive, detect, and load parameters in a limited number of sets, each Di-Series channel can be programmed independently. Instead of sharing a small number of drive phases and test windows, each Di-Series channel has an independent phase and window. And, each channel has independent control over driver edge speed. Channel independence allows engineers and technicians to focus on the UUT rather than the limitations of the test system, whether programming, debugging, or troubleshooting.

As digital tests become more complex, the creation and debugging of tests can become expensive. The Di-Series is backed by iStudio, a comprehensive graphical development and debugging environment that complements existing Applications Development Environments (ADEs) and test executives. iStudio features a Digital Test Editor for codeless programming; visualizing and editing the timing, levels, and patterns that comprise a digital test. iStudio can be used interactively on the test system, or can be used on a stand-alone computer with instrument simulation. A completed test can be exported as a data file, reloaded into the instrument, and executed under control of the TPS using any language. Alternatively, the Digital Test Editor can export the test for enhancement in standard languages (C or C#) for use in tools such as LabWindows™ or Visual Studio™. iStudio will import tests from Teradyne's LASAR™ and VICTORY™ suites. The Digital Test Editor provides this functionality whether the test was originally created in iStudio, imported from another source, or written in a standard language.

The Di-Series iStudio is a great tool for all phases of TPS development. Novice users can benefit from using iStudio for learning and interactive experimentation. Many users employ iStudio to start a new project graphically, and then complete it using



conventional code. Developers use iStudio to develop all of their test patterns. Virtually all users employ iStudio as the means for graphically debugging their Di-Series tests, including legacy and new TPSs.

5. Reliability, Survivability, and Supportability

Teradyne has over 50 years of experience in the test business, building the world's most robust and reliable test systems.

Each product meets our rigorous quality requirements. To ensure the Di-Series is rugged enough for shipboard or mobile environments, it undergoes shock and testing. These and other tests along with high-density packaging maximize Mean Time Between Failure (MTBF). In addition, diagnostic self-test software verifies parametric operation of the Di-Series instruments using internal resources.

Di-Series instruments are designed for survivability in the harsh environment of testing faulty assemblies. For example, the custom pin electronics shared by all Di-Series instruments feature high-voltage, high-current output capability coupled with over-voltage protection that automatically disconnects from the UUT in less than 50 µs to avoid damage.

Teradyne has extensive experience in providing integrated hardware and software support worldwide. Support services include 24-hour repair-and-return of defective parts, hotline telephone support, comprehensive training and documentation, and in-field calibration verification.

The Di-Series instruments are available in a wide range of models that address a various performance and price needs. Models can be selected based on speed, voltage range, and the number of channels in an instrument. The full range of Di-Series models are as follows:

		25 MHz Instruments	
		32 Channels	64 Channels
Voltage Range	±15 V	Di-025-21	Di-025-22
	±30 V	Di-025-11	Di-025-12

		50 MHz Instruments	
		32 Channels	64 Channels
Voltage Range	±15 V	Di-050-21	Di-050-22
	±30 V	Di-050-11	Di-050-12

- A11 RFS_CT831/A Single-Ended Bi+Direction TTL M9_Dyn_Rz M0_Dyn_Rz M0_Dyn_Rz M0_Dyn_Rz M0_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M0_Dyn_Rz	od: 2000 ns	ns CPP:	1 🕂	
Signal Name UUT Pin Mode Direction Analog Setup Digital Setup Comments M9_Dyn_Nz M9_Dyn_Rz M0_Dyn_Rz <	Assert	Return	Open	Close
→ A10 RF5_CT831/A Single-Ended Bi-Direction TTL M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz Single-Ended Bi-Direction TTL M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz COMPARATION M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz COMPARATION Single-Ended Bi-Direction TTL M9_Dyn_Rz M9_Dyn_Rz COMPARATION M9_Dyn_Rz COMPARATION M9_Dyn_Rz COMPARATION M9_Dyn_Rz COMPARATION COMPARATION M9_Dyn_Rz COMPARATION M9_Dyn_Rz COMPARATION M9_Dyn_Rz COMPARATION M9_Dyn_Rz COMPARATION M9_Dyn_Rz COMPARATION M9_Dyn_Rz COMPARATION COMPARATION COMPARATION COMPARATION COMPARATION COMPARATION COMPARATION M9_Dyn_Rz COMPARATION COMPARATION COMPARATION COMPARATION M0_Dyn_Rz COMPARATION COMPARATION <t< th=""><th></th><th>Return</th><th></th><th></th></t<>		Return		
→ A11 RFS_CT831/A Single-Ended Bi-Direction TTL M9_Dyn_Rz M0 M0 M0 M0 M1 M1 M1 M0 M0 M1 M1 M1 M0 M1 M1 M1 M0 M1 M1 M1 M0 M1			85 ns	100 ns
I A12 RF5_CT331/A Single-Ended Bi-Direction TIL M9_Dyn_Rz M0 M0 M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M9_Dyn_Rz M0	15 ns	1000 ns	400 ns	500 ns
Image: A13 RFS_CT831/A Single-Ended Bi-Direction TIL M9_Dyn_Rz M0_Dyn_Rz M0_Dyn_Rz </td <td>5 ns 250 ns</td> <td>1000 ns 500 ns</td> <td>200 ns 300 ns</td> <td>300 ns 350 ns</td>	5 ns 250 ns	1000 ns 500 ns	200 ns 300 ns	300 ns 350 ns
Image: A14 RFS_CT831/A Single-Ended B+Direction TTL M9_Dyn_Rz Image: A15 RFS_CT831/A Single-Ended B+Direction TTL M9_Dyn_R1_b Image: Addressed and Addressed Ad				
→ ADLTCHIN RFS_CT831/A Single-Ended Bi-Direction TTL M9_Dyn_R1_b M9 ■ FP FFS_CT831/A Single-Ended Bi-Direction 121 ED M9 Dun MB M9 M0 M0 M9 M0 M0 M9 M9 M0 M0 <t< td=""><td>200 ns</td><td>700 ns</td><td>300 ns</td><td>400 ns</td></t<>	200 ns	700 ns	300 ns	400 ns
Pattern Set Index Type RESETOU ROMENA RSTL WRITERO WRI WRI Mail				
Image in the set of the				
Pattern Set x M3_Dm_R1_c Index Type RESETOU ROMENA RSTL WRITER0 WRL DataBus AddressBus Mode 4 TSET_0 OH IL IL IH IH IG 0xFF IG 0x20FF IT 5 TSET_0 OH IL IL IH IH IG 0x55 ?? I 6 TSET_0 OH IL IL IH II 0x55 IG 0x3055 I 7 TSET_0 OH IL IL IH II 0x55 IG 0x3055 I 10 write address=0x2100; data=0xfc;				
Partner Set Partner Set Mode 1 mdex Type RESETOU ROMENA RSTL WRITERO WRL Totaleus Totaleus Mode 4 TSET_0 OH IL IL IH IH IG 0x5F IG 0x20FF Totaleus				
And test Type Nature of the second of				
4 1ac0 0 1acn 1a		Dynami		
5 15cl_0 0H 1.		Return		
0 15 L_0 0H 1L 1H 1H 16 0053 16 00505 1 7 TSET_0 0H 1L 1H 1L 1G 00000 1 1 1 1 16 00000 1 1 1 1 16 00000 1 1 1 1 1 16 00000 1 <t< td=""><td></td><td>Window</td><td>N</td><td></td></t<>		Window	N	
8 ⊕ write address=0x2100; data=0xff; 10 ⊕ write address=0x2101; data=0xfc; 12 ⊕ write address=0x2102; data=0xfc; 14 ⊕ write address=0x2102; data=0xfc; 14 ⊕ tri. oddress=0x2103; data=0xfc; 14 ⊕ tri. oddress=0x2103; data=0xfc; 14 ⊕ tri. oddress=0x2105; data=0xfc; 16 ⊕ write address=0x2105; data=0xfc; 20 ⊕ write address=0x2105; data=0xfc; 20 ⊕ write address=0x2105; data=0xf6; 20 ⊕ write address=0x2106; data=0xf6; 21 ⊕ write address=0x2106; data=0xf6; 22 ⊕ write address=0x2106; data=0xf6; 24 ⊕ write address=0x2109; data=0xf6; 24 ₩ write address=0x2109; data=0xf6; 24 ₩ write address=0x2109; data=0xf6; 25 ↓ ↓ 10; ↓ ↓ 10; ↓ ↓ 10; ↓ ↓ 10; ↓ ↓ <tr< td=""><td></td><td></td><td></td><td></td></tr<>				
10 ⊕ write address=0x2101; data=0xfe; address=0x2102; data=0xfd;				
12 ⊕ write address=0x2102; data=0xfd; 14 ⊕ write address=0x2103; data=0xfc; 15 ■ TS OH IL IH IH IG 0x03 IG 0x2103> I 16 ⊕ write address=0x2105; data=0xfb;				
14 → mill address=0x2103; data=0xfc; 14 → TS OH IL IH IH IG 0x03 IG <0x2103> I 15 → TS OH IL IL IH IG 0x03 IG <0x2103> I 16 → write address=0x2104; data=0xf0;				
14 − TS OH IL IL IH IH IG 0x03 IG <0x2103> I 15 − TS OH IL IL IH IL IG 0x03 IG <0x2103> I 16 ⊕ virte address=0x2104; data=0xfb;				
15 0H IL IH IL IG <0xFC> ?? I 16 ⊕ write address=0x2104; data=0xf0;				
16 ⊕ write address=0x2104; data=0xfb; Analog Setup 18 ⊕ write address=0x2105; data=0xfa; TTL 20 ⊕ write address=0x2106; data=0xf8; Evels 22 ⊕ write address=0x2108; data=0xf8; Signal Type 24 ⊕ write address=0x2109; data=0xf6; Signal Type 26 ⊕ write address=0x2109; data=0xf6; Signal Type 15 Image: Signal Type Maximum Voltage 16 ⊕ write Image: Signal Type Signal Type 17 Image: Signal Type Signal Type Signal Type 18 Image: Signal Type Signal Type Signal Type 19 Image: Signal Type Signal Type Signal Type 10				
18 monte address=0x2105; data=0xfa; address=0x2106; data=0xfb; monte address=0x2106; data=0xfb; address=0x2107; data=0xfb; monte address=0x2109; data=0xfb; monte address=0x2109; data=0xfb; monte mo				
18 ⊕ write address=0x2105; data=0xfa; 20 ⊕ write address=0x2106; data=0xfa; 22 ⊕ write address=0x2106; data=0xfa; 24 ⊕ write address=0x2108; data=0xfa; 26 ⊕ write address=0x2109; data=0xfa; 26 ⊕ write address=0x2109; data=0xfa; 26 ⊕ write address=0x2109; data=0xfa; 27 ⊕ write address=0x2109; data=0xfa; 28 ⊕ Urite address=0x2109; data=0xfa; 29 ⊕ Write address=0x2109; data=0xfa; 20 ● Write address=0x2109; data=0xfa; 29 ● Write address=0x2109; data=0xfa; 20 ● Write ● Write 20 ● Write ● Write 20 ● Write ● Write 20 ● Write ● Write <td></td> <td></td> <td></td> <td></td>				
20 winte address=0x210/s data=0xf6; 24 winte address=0x210/s data=0xf6; 26 m. wite address=0x210/s data=0xf6; 27 m. wite address=0x210/s data=0xf6; 28 m. wite address=0x210/s data=0xf6; 29 m.			•	
24 <pre> write.</pre> address=0x2108; data=0xf7; address=0x2109; data=0xf6;	141 45	.5 V. Vil = 0.1	and a second sec	
26	Vih = 4.5 Logic Lev		2 V 🌥	
tput		CYCIS		
tput				
tput 4 X Vih Vil Vil Slew Rate		5 V. Vil = 0.2 V		aan aa aaaa
Slew Rate	4.5 V			
	0.2 V			-0
	500 V per	per us		
Options				
		4 V, Vol = 0.8 V	/	
	2.4 V			
11 01 01	0.8 V Enabled =			

iStudio is a test program development and debug environment with interactive digital test editing tools.

TERADYNE

Specifications

Parameter Valu	le
Data and clock rate	25 MHz (Di-025 models) or
	50 MHz (Di-050 models)
Channels/VXI slot	64 single-ended (32 differential pairs) OR 32 single-ended (16 differential pairs)
Dynamic pattern memory	256K patterns
Deep serial memory	8 M per channel, sequentially accessed
Timing sets	256
Pattern branching	Loops, branches, conditionals, subrou- tines, event handlers
Algorithmic capabilities	CRC generation, keep & toggle, Teradyne L-Series compatible MemTest
Synchronization and debugging capabilities	Programmable handshake, external trigger-in, external trigger out, external clock in & out, test envelope (burst running signal), VXI TTL trigger bus, dynamic breakpoints
External clock synchronization	DC to 50 MHz

Parameter Val	ue
Drive phases/test	Independent phase & window per channel windows
Drive phase/test window resolution	1 ns
Drive and detect skew	±3 ns max across all channels
Minimum pulse width	10 ns
Channels per cage	768
Virtual instruments/cage	24 maximum
Drive current	Up to 80 mA with programmable limits
Drive & detect levels (15 V models)	-5 V to +15 V OR -15 V to +5 V, 20 V max swing
Drive & detect levels (30 V models)	±30 V, 30 V max swing
Over-voltage protection μ s	Automatic relay disconnect within 50
Data formats	Seven (NR, R0, R1, RZ, RC, RM, SC)
Driver slew rate control	100: 1 adjust range per channel, 1 V/ns maximum
Guided probe	Optional
Operating range	0 – 50°C ambient

